

Patent Claims:

1. A process for digital communication between

- * a first unit (DSP1), which has at least one input (ESD) for serial digital data,
- * at least two second units (3a,3b) with a data output (ASD) for serial, digital data,

whereby the input (ESD) of the first unit (DSP1) is connected via a common data line (SD) to the outputs (ASD) of the second units (3a, 3b) connected to it, and in the process, serial, digital data are supplied from the second units (3a, 3b) to the first (DSP1) over the data line (SD) mentioned, controlled by a binary permission signal fed to the second units (3a, 3b), connected together over a permission line (WS), and a clock signal fed together to the units connected via a clock line (SCL), characterized by the fact that the first unit (DSP1) communicates with the second (3a, 3b) over the permission line (WS), by superimposing data signals (DA) on the binary permission signal on the first unit (DSP1) and by receiving and evaluating them on the second unit (3a, 3b).

2. In a process for digital communication between

- * a first unit (DSP1), which has at least one input (ESD) for serial digital data,
- * at least two second units (3a,3b) with a data output (ASD) for serial, digital data,

whereby the input (ESD) of the first unit (DSP1) is connected via a common data line (SD) to the outputs (ASD) of the second units (3a, 3b) connected to it, and in the process, serial, digital data are supplied from the second units (3a, 3b) to the first (DSP1) over the data line (SD) mentioned, controlled by a binary permission signal fed to the second units (3a, 3b), connected together over a permission line (WS), and a clock signal fed together to the units connected via a clock line (SCL); a process for identifying how many second

13 units (3a, 3b) are connected to the first (DSP1), characterized by the fact that serial,
14 digital random signals, each independent of the other, are placed on the common data
15 line (SD) at the second units (3a, 3b) connected, and the signal on the data line (SD)
16 detects whether a predetermined signal state occurs, which clearly expresses the number
17 of second units actually connected.

1 3. The process in Claim 1, further comprising a process for identifying how many
2 second units (3a, 3b) are connected to the first (DSP1), characterized by the fact that
3 serial, digital random signals, each independent of the other, are placed on the common
4 data line (SD) at the second units (3a, 3b) connected, and the signal on the data line (SD)
5 detects whether a predetermined signal state occurs, which clearly expresses the number
6 of second units actually connected.

7 4. The process in one of Claims 1 to 3, characterized by the fact that the first unit
8 (DSP1) is a digital signal-processing unit of a hearing aid, and the second units (3a – 3x)
9 are the peripheral units of a hearing aid, like especially acoustic/electric converters,
10 electric actuators, T coils, controls like potentiometers or switches, interface units.

1 5. The process in Claim 4, characterized by the fact that the peripheral units of the
2 hearing aid work on the data line (SD) via an A/D converter (14).

1 6. The process in one of Claims 1 or 2, characterized by the fact that random signals
2 are produced by sending a noise signal (18) to an A/C converter (14) working on the data
3 outputs (ASD) on the input side. or, and preferably, using A/D converter – LSB – output
4 signals as noise signals.

1 7. The process in Claim 2, characterized by the fact that the predetermined signal
2 state is simultaneously only detectable on one of the second units connected.

1 8. The process in Claim 7, characterized by the fact that on the second unit (3a, 3b)
2 that first detects the given state mentioned, the permission phase (I, II) detected by the
3 permission signal (S_{ws}) on the permission line (WS) is inverted.

1 9. The process in Claim 2, characterized by the fact that the signal on the data line
2 (SD) on each second unit connected (3a, 3b) is logically interconnected with the signal of
3 the signal placed on that unit by means of a random generator on the data line.

1 10. The process in Claim 2, characterized by the fact that the random signals of the
2 second units (3a, 3b, 3x) connected are placed on the data line via a "wired AND"
3 interconnection.

1 11. The process in one of Claims 7 to 10, characterized by the fact that when during a
2 predetermined time span, a second unit (3a, 3b, 3x) that is turned on has not detected the
3 predetermined signal state and no random signal on the data line (SD) is detected on that
4 unit in permission-blocked phases (II) of the permission signal (S_{ws}), the second unit
5 concludes that it is the only one connected to the data line (SD).

1 12. The process in Claim 11, characterized by the fact that a second unit connected,
2 which identifies itself as the only one connected to the data line (SD), during permission-
3 blocked phases (II) of the permission signal (S_{ws}), switches a defined electric potential
4 on the data line, preferably corresponding to the logic state '0.'

1 13. The process in Claim 2, characterized by the fact that the identification process is
2 triggered by turning on the electric power to the units.

1 14. The process in one of Claims 1 to 2, characterized by the fact that more than two
2 second units (3x) can be connected to a first unit (DSP1') and by the fact that for each
3 initiated pair of other second units (3x) another data line (SDx) to another input (ESDx)

of the first unit (DSP1') is provided and for all second units together, a clock line (SCL) and a permission line (WS) are used.

15. The process in one of Claims 1 to 2, characterized by the fact that on at least some of the connected second units, addresses (A) are produced by means of digital random signals.

16. The process in Claim 15, characterized by the fact that the addresses (A) produced are read in on the first unit (DSP1') and then all second units are controlled by the first unit (DSP1') over the permission line (WS), to produce new addresses (A) by means of the random signals, when the addresses read in are identical.

17. The process in one of Claims 1 or 3, characterized by the fact that the data signals superimposed by the first unit (DSP1, DSP1') are produced within a predetermined section of the phase of the permission signal (S_{ws}) on it (S_{ws}).

18. A digitally communicating system, including:

- * a first digital processing unit (DSP1), which has at least one input (ESD) for serial digital data,
- * at least two second units that can be connected to one data output (ASD) for serial digital data

whereby the input (ESD) of the first unit (DSP1, DSP1') is connected over a common data line (SD) to the outputs (ASD) of the second units (3a, 3b) connected, and the first unit (DSP1, DSP1') is connected by means of a common permission line (WS) to the second units (3a, 3b) connected, whereby the first unit produces a binary permission signal (S_{ws}) on this permission line, and the second units connected controlled by the permission signal, time-staggered for writing data on the common data line (SD) are

controlled and released, whereby the units are connected by means of a common clock line (SCL), characterized by the fact that a coding unit (ENC) is provided on the first unit (DSP1) to superimpose data signals on the permission signal (S_{ws}) on the permission line (WS) and by the fact that a decoding unit (DEC) is connected to the input of the permission line (WS) on each second unit connected (3a, 3b, 3x), in order to decode data signals (DA) superimposed on the permission signal (S_{ws}) in addition to data write permission (SW).

19. A digitally communicating system, including:

- * a first digital processing unit (DSP1), which has at least one input (ESD) for serial digital data,

- * at least two second units that can be connected to one data output (ASD) for serial digital data

whereby the input (ESD) of the first unit (DSP1, DSP1') is connected over a common data line (SD) to the outputs (ASD) of the second units (3a, 3b) connected, and the first unit (DSP1, DSP1') is connected by means of a common permission line (WS) to the second units (3a, 3b) connected, whereby the first unit produces a binary permission signal (S_{ws}) on this permission line, and the second units connected controlled by the permission signal, time-staggered for writing data on the common data line (SD) are controlled and released, whereby the units are connected by means of a common clock line (SCL) characterized by the fact that a digital random generator (14, 18) can be connected to work with the data line (SD) on each second unit connected and controlled (3a, 3b, 3x), and a comparison unit (22) is also provided, which is connected to work with the data line (SD) and the random generator output.

20. The system in Claim 18, further characterized by the fact that a digital random generator (14, 18) can be connected to work with the data line (SD) on each second unit

3 connected and controlled (3a, 3b, 3x), and a comparison unit (22) is also provided, which
4 is connected to work with the data line (SD) and the random generator output.

1 21. A hearing aid with the system in one of Claims 18 to 20, characterized by the fact
2 that the first unit is a digital signal-processing unit of the hearing aid, and the second
3 units are peripheral units assigned to the processing unit, like especially acoustic/electric
4 converters, electric actuators, T coils, controls, such as potentiometers or switches, etc.

1 22. The hearing aid in Claim 21, characterized by the fact that each second unit (3a,
2 3b,3x) has an A/D converter (14) which is connected to work with the output (ASF) for
3 the data line (SD).
4

1 23. The system in one of Claims 19 to 20, characterized by the fact that the random
2 generator has an A/D converter (14).
3
4

1 24. The system in one of Claims 19 to 20, characterized by the fact that the output of
2 the comparison unit (22) inverts the working connection of an input for the permission
3 line (WS) on a write unit (14), which is connected to work with the output (ASD) for the
4 data line (SD), in terms of the binary signal on the input mentioned (24).

1 25. The system in one of Claims 19 to 20, characterized by the fact that the output
2 (A_{14}) of the random generators (14) of the second units (3a, 3b) connected to the data line
3 (SD) are connected to work with that line (SD) over a "wired AND" interconnection.

1 26. The system in one of Claims 19 to 20, characterized by the fact that each second
2 unit connected (3a, 3b) has a controllable switching arrangement (36), which is
3 connected to the output (ASD) for the data line (SD) and lays it, controlled by the
4 permission signal on the permission line (WS), on a defined electric potential.

1 27. The system in one of Claims 19 to 20, characterized by the fact that random
2 generators (14) provided on the second units connected are set in operation by turning on
3 the supply voltage to the second units.

1 28. The system in one of Claims 18 to 20, characterized by the fact that more than
2 two second units (3x) can be connected to one and the same first unit (DSP1'), whereby
3 the clock line (SCL) and the permission line (WS) run from the first unit (DSP1')
4 together to all peripheral units connected, and a single data line (SDx) runs to the first
5 unit (DSP1') per pair and/or initiated pair of second units (3x) connected.

1 29. The system in one of Claims 18 to 20, characterized by the fact that a random
2 generator (14) can be connected to each second unit with the data line output (ASD), and
3 they can be triggered by a predetermined sequence of signals on the permission line,
4 whereby a sequence of random signals placed on the data line (SD) on the respective
5 peripheral unit is stored in one memory (40) each, the name sequence on the first unit
6 (DSP1').

1 30. The system in Claim 29, characterized by the fact that the sequence and – in terms
2 of the permission signal on the permission line (WS) – the write-permission phase are
3 stored as addresses on the second unit and on the first unit in the respective address
4 memory arrangements, and the address memory arrangement on the first unit (DSP1') is
5 connected to a comparison unit, which triggers another sequence of signals on the
6 permission line to second units with identical addresses.

1 31. The system in one of Claims 18 or 20, characterized by the fact that the coding
2 unit (ENC) on the first unit (DSP1, DSP1') is connected to a time-control unit, which
3 allows superimposed signals (DA) to be given to the permission line (WS) only at
4 predetermined intervals of time in the permission signal cycle.

